simulazioni con derating per dc bias
This commit is contained in:
parent
42ecf1eb8e
commit
a539ad5cf1
7 changed files with 1170 additions and 18 deletions
20
sim/C2012X5R1V226M125AC_b.asy
Normal file
20
sim/C2012X5R1V226M125AC_b.asy
Normal file
|
|
@ -0,0 +1,20 @@
|
|||
Version 4
|
||||
SymbolType CELL
|
||||
LINE Normal -8 16 -8 -16
|
||||
LINE Normal 8 16 8 -16
|
||||
LINE Normal -8 0 -64 0
|
||||
LINE Normal 8 0 64 0
|
||||
TEXT 0 -32 Center 2 TDK
|
||||
TEXT 0 32 Center 2 C2012X5R1V226M125AC
|
||||
TEXT 0 56 Center 2 C=22uF
|
||||
WINDOW 0 -80 -24 Left 2
|
||||
SYMATTR SpiceModel C2012X5R1V226M125AC_b
|
||||
SYMATTR Prefix X
|
||||
SYMATTR ModelFile C2012X5R1V226M125AC_b_LTspice.mod
|
||||
SYMATTR Description Multilayer Ceramic Chip Capacitor
|
||||
PIN -64 0 NONE 8
|
||||
PINATTR PinName 1
|
||||
PINATTR SpiceOrder 1
|
||||
PIN 64 0 NONE 8
|
||||
PINATTR PinName 2
|
||||
PINATTR SpiceOrder 2
|
||||
Loading…
Add table
Add a link
Reference in a new issue